

AGIGARAM® DDR4 Registered Non-Volatile DIMM (NVDIMM-N) AGIGA8803-161 ("River16") Datasheet

NOTE: PROUCT IS EOL AND NOT RECOMMENDED FOR NEW DESIGNS

AgigA Tech, Inc. Confidential Information



Copyright © 2021 by AgigA Tech, Inc. All rights reserved.

AgigA Tech, Inc. owns all right, title and interest in the property and products described herein, unless otherwise indicated. No part of this document may be translated to another language or produced or transmitted in any form or by any information storage and retrieval system without written permission from AgigA Tech, Inc.

AGIGA TECH, INC, MAKES NO WARRANTIES, EXPRESSED OR IMPLIED, OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OTHER THAN COMPLIANCE WITH THE APPLICABLE AGIGA TECH SPECIFICATION SHEET FOR THE PRODUCT AT THE TIME OF DELIVERY. IN NO EVENT SHALL AGIGA TECH BE LIABLE FOR ANY INDIRECT, INCIDENTAL OR CONSEQUENTIAL DAMAGES AS A RESULT OF THE PRODUCT'S PERFORMANCE OR FAILURE TO MEET ANY ASPECT OF SUCH SPECIFICATION.

AGIGA TECH PRODUCTS ARE NOT DESIGNED OR INTENDED FOR USE IN LIFE SUPPORT APPLIANCES, DEVICES OR SYSTEMS WHERE A MALFUNCTION OF AN AGIGA TECH DEVICE COULD RESULT IN A PERSONAL INJURY OR LOSS OF LIFE. CUSTOMERS USING OR SELLING AGIGA TECH DEVICES FOR USE IN SUCH APPLICATIONS DO SO AT THEIR OWN RISK AND AGREE TO FULLY INDEMNIFY AGIGA TECH FOR ANY DAMAGES RESULTING FROM SUCH IMPROPER USE OR SALE.

Information contained herein is presented only as a guide for the applications of AgigA Tech products. AgigA Tech does not warrant this product to be free of claims of patent infringement by any third party and disclaims any warranty or indemnification against patent infringement. No responsibility is assumed by AgigA Tech for any patent infringement resulting from use of its products by themselves or in combination with any other products. No license is hereby granted by implication or otherwise under any patent or patent rights of AgigA Tech or others.

AgigA Tech, Inc. software and related documentation are available only under the terms of the AgigA Tech Software License Agreement.

Trademarks

AgigA Tech, AGIGARAM and PowerGEM are registered trademarks, and AGIGACAP and AGIGASAFE are trademarks of AgigA Tech, Inc. All other brand names, product names, trademarks, and registered trademarks are the property of their respective owners.

AgigA Tech, Inc. reserves the right to change or modify the information contained herein without notice. It is the customer's responsibility to ensure receipt of the most recent revision of the document. Contact AgigA Tech or visit our web site at www.agigatech.com.

AgigA Tech, Inc.

A Cypress Semiconductor Company 12230 World Trade Dr., Suite 200 San Diego CA 92128

E-mail: info@agigatech.com/ http://www.agigatech.com/

AGIGARAM® River16 NVDIMM	AGIGA TECH CONFIDENTIAL	Feb 2020	Page 2 of 30
Document No: 990-40033-01 Rev. 04			



Revision History

Date	Description of Changes	Document No. Revision
Oct 2018	Initial Release	01
June 2019	Added BCA part number, updated table 8 to reflect timeout values, removed "Advance" from title page, changed copyright to 2019	02
Dec 2019	Added CCB and CCA (3200 speed) part numbers.	03
Feb 2020	Corrected CCB and CCA description in part number table 13	04

AGIGARAM® River16 NVDIMM	AGIGA TECH CONFIDENTIAL	Feb 2020	Page 3 of 30
Document No: 990-40033-01 Rev. 04			




CONTENTS

1	Product Overview	5
2	System Block Diagram	6
3	Key Features	7
4	Host Coordination Using AGIGARAM Control Signal	8
5	Pin Assignments and Descriptions	9
6	DQ Map	17
7	Functional Block Diagram	18
8	General DDR4 RDIMM Functional Description	20
9	Temperature Sensor with Serial Presence-Detect EEPROM	21
10	Timing Parameters	22
11	Design Considerations	23
12	Electrical Specifications	24
13	IDDx Specifications	26
14	Registering Clock Driver Specifications	27
15	LED Indicators	28
16	Part Numbers	29
17	Module Dimensions	30



AGIGARAM® DDR4 Registered NVDIMM-N

AGIGA8803-161xyz 16GB SRx4 (JEDEC)



Module height: 31.25mm (1.23in)

Figure 1: 288-Pin Registered NVDIMM-N

1 Product Overview

The AGIGARAM® Non-Volatile DIMM (NVDIMM) is a new class of non-volatile memory developed to meet the need for higher-density, higher-performance memory for enterprise-class storage and server applications. By combining DRAM, Flash, an intelligent system controller and an ultracapacitor power source, AGIGARAM provides a highly reliable memory subsystem that runs with the latency and endurance of the fastest DRAM, and with the persistence of Flash. Until recently, designers have used batteries to maintain their data during power outages. Others have moved toward new flash-only based technologies for memory persistence, but this option falls short of DRAM in terms of latency, speed, endurance and reliability. AGIGARAM enables the fastest possible system performance while also eliminating the many headaches associated with batteries, such as hazardous material disposal, short operating life and periodic maintenance.

The AGIGARAM DDR4 NVDIMM is designed to comply with the JEDEC-defined NVDMM-N type. It is intended to operate with standard server platforms that have implemented the ADR (Asynchronous DRAM Re-Fresh) feature, although it is possible to integrate into systems that do not have this feature (please contact AgigA for assistance).

During normal operation, the AGIGARAM DDR4NVDIMM appears as a standard JEDEC-compliant registered DDR4 DIMM to the host system, providing all the benefits and speed of a high-speed, high-density SDRAM. In the event of a power loss, the AGIGARAM controller takes control of the SDRAM, transferring its contents to flash memory using its own energy from a battery-free power source, thereby preserving all the SDRAM data. After power is restored, the host system sends a RESTORE command to the AGIGARAM controller to transfer the contents in the flash back into the SDRAM and returns control to the host system.

Below are a few of the use cases that can take advantage of the features of an NVDIMM:

- Non-Volatile Write-Cache
- Meta-Data Storage
- In-Memory Databases
- Whole System Persistence
- UPS Replacement/Complement

AGIGARAM® River16 NVDIMM	AGIGA TECH CONFIDENTIAL	Feb 2020	Page 5 of 30
Document No: 990-40033-01 Rev. 04			



2 System Block Diagram

The AGIGARAM NVDIMM is available as a JEDEC standard 288-pin DDR4 Registered DIMM, with a 72-bit wide data bus. The Figure below shows the system-level block diagram.




Figure 2: AGIGARAM DDR4 NVDIMM System Block Diagram

As this Figure shows, the AGIGARAM System is comprised of two separate modules connected by a cable:

- AGIGARAM NVDIMM— standard RDIMM pin-out module contains all of the DDR4 memory components, NAND Flash, power management and ancillary components, as well as the AGIGARAM controller that manages data transfer and host coordination. The interface to the host complies with the JEDEC DDR4 DIMM interface standard.
- PowerGEM® (Green Energy Module) provides power to the AGIGARAM NVDIMM during a backup. This ultracapacitor based power supply is charged during runtime via the 12V supplied through the NVDIMM (or from 12V directly connected to the module if available). At power interruption, the PowerGEM ensures continuity of power while the SDRAM contents are saved to the NAND flash. When the SAVE_n operation completes, the AGIGARAM NVDIMM shuts down completely without requiring back-up power. In contrast, a battery-backed DIMM may lose its contents after a period of time depending on how much energy is available.
- Host Managed Energy Source (Optional) The AGIGARAM DDR4 NVDIMM can support host provided backup power through the DIMM socket interface pins 1 and 145. The acceptable voltage range is between from 12V down to 4V. See the electrical specifications table for specific NVDIMM backup energy requirements.

AGIGARAM® River16 NVDIMM	AGIGA TECH CONFIDENTIAL	Feb 2020	Page 6 of 30
Document No: 990-40033-01 Rev. 04			



3 Key Features

- DDR4 Non-Volatile DIMM (NVDIMM)
 - o NVDIMM-N type per JEDEC definition
 - Highly reliable persistent memory solution
 - No wear or endurance issues
 - o DRAM, Flash, Controller and Power Management integrated in a single module
 - o 16 GB density supported (please inquire if other densities are desired)
 - Port-switch DRAM feature eliminates the need for external muxes in the DRAM data path providing superior rank margin performance vs. other solutions.
 - Standard JEDEC Registered Dual Inline Memory Module (RDIMM) 288-pin connector
 - DDR4 functionality and operations supported
 - o Fast data transfer rate: PC4-2933 or PC4-3200
 - Single rank x4 design
 - o Supports SDRAM ECC error detection and correction by host memory controller
 - Nominal and dynamic on-die termination (ODT) for data, strobe, and mask signals
 - On-board I²C/SMB temperature sensor with integrated serial presence-detect (SPD) EEPROM
 - 16 internal device banks
 - Timing cycle time
 - 0.682ns @ CAS Latency = 21 (DDR4-2933)
 - 0.625ns @ CAS Latency = 22 (DDR4-3200)
 - o Can be powered by external PowerGEM or through central power (over 12V rail) during backup
 - o 31.25mm DIMM height
- PowerGEM Ultracapacitor Module (see separate datasheet for specifications)
 - o Highly reliable, battery-free power source
 - o Powers the AGIGARAM NVDIMM when the system host loses power
 - 12V charging over DIMM interface (or external connection if available)
 - 5-year operating life (typical, can be tailored to user system requirements)
 - Safe and "green"
 - Low Total Cost of Ownership (TCO), no maintenance required over the product life
 - o RoHS, REACH and UL/cUL/CB/CE compliant, no hazardous material issues
- System-Level Features
 - o In-system health monitoring
 - Automatic history tracking: tracks critical internal system parameters
 - Online firmware upgrade support
 - o Supports JEDEC Byte Addressable Energy Backed Interface (BAEBI) Specification
 - o Supports AgigA Vendor Page Specification

			,
AGIGARAM® River16 NVDIMM	AGIGA TECH CONFIDENTIAL	Feb 2020	Page 7 of 30
Document No: 990-40033-01 Rev. 04			



4 Host Coordination Using AGIGARAM Control Signal

The AGIGARAM module will conform to the JEDEC defined NVDIMM-N type specification.

An NVDIMM requires coordination between the host and memory. For example, the host must take steps to ensure that a memory write operation is not in progress when power suddenly fails to prevent memory contents from becoming corrupted.

For safe operation, AGIGARAM requires that the host meets the following requirements:

- The host must have early warning that power is failing, allowing it to perform an orderly shutdown.
- The host must put memory into a safe state before handing it off to the AGIGARAM subsystem. The safe SDRAM state is its Self-Refresh mode. Once this state is entered, the Clock Enable (**CKEO**) signal is low and all SDRAM control signals except **CKEO** and **RESET#** are "don't care." The SDRAM refreshes itself in this mode, preserving its contents as the host-to-AGIGARAM switch (and back) is made.
- When the host regains control of the DDR4 SDRAM from the AGIGARAM controller (for example after performing a **SAVE_n** or **RESTORE** operation), the host must remove the DDR4 SDRAM from Self-Refresh. The host should take care not to assert the RESET# signal after a **RESTORE** operation completes, as the RESET# signal resets the internal SDRAM state machine and the restored data can be potentially lost.

Table 1: Key Timing Parameters

Industry		Target CL-nRCD-nRP	t _{AA}	t _{RCD}	t _{RP}
Nomenclature	Data Rate (MT/s)		(ns)	(ns)	(ns)
PC4-3200	3200	22-22-22	13.75	13.75	13.75
PC4-2933	2933	21-21-21	14.32	14.32	14.32

Table 2: Addressing

Parameter	2048 Meg x4
Number of bank groups	4
Bank group address	BG[1:0]
Bank count per group	4
Bank address in bank group	BA[1:0]
Row addressing	128K (A[16:0])
Column addressing	1K (A[9:0])
Page size ¹	512B

Note: 1. Page size is per bank, calculated as follows: Page size = 2^{COLBITS} × ORG/8, where COLBIT = the number of column address bits and ORG = the number of DQ bits

AGIGARAM® River16 NVDIMM	AGIGA TECH CONFIDENTIAL	Feb 2020	Page 8 of 30
Document No: 990-40033-01 Rev. 04			



5 Pin Assignments and Descriptions

Table 3: RDIMM Pin Assignments

Front Side Pin Label	Pin	Pin	Back Side Pin Label	Front Side Pin Label	Pin	Pin	Back Side Pin Label
12V	1	145	12V	VSS	39	183	DQ25
VSS	2	146	VREFCA	TDQS12_t, DQS12_t,		103	VSS
DQ4	3	147	VSS	DM3_n, DBI3_n	40	184	V 33
VSS	4	148	DQ5	TDQS12 c, DQS12 c, NC	41	185	DQS3_c
DQ0	5	149	VSS	VSS	42	186	DQS3_t
VSS	6	150	DQ1	DQ30	43	187	VSS
TDQS9_t, DQS9_t,		130	VSS	VSS	44	188	DQ31
DM0_n, DBI0_n	7	151	V33	DQ26	45	189	VSS
TDQS9_c, DQS9_c, NC	8	152	DQS0 c	VSS	46	190	DQ27
VSS	9	153	DQS0_t	CB4,NC	47	191	VSS
DQ6	10	154	VSS	VSS	48	192	CB5,NC
VSS	11	155	DQ7	CBO,NC	49	193	VSS
DQ2	12	156	VSS	VSS	50	194	CB1,NC
VSS	13	157	DQ3	TDQS17 t, DQS17 t,		134	VSS
DQ12	14	158	VSS	DM8_n, DBI8_n	51	195	V33
VSS	15	159	DQ13	TDQS17_c,DQS17_c,NC	52	196	DQS8_c
DQ8	16	160	VSS	VSS	53	197	DQ38_t
VSS	17	161	DQ9	CB6,NC	54	198	VSS
TDQS10_t, DQS10_t,		101	VSS	VSS	55	199	CB7,NC
DM1_n, DBI1_n	18	162	V 33	CB2,NC	56	200	VSS
TDQS10_c, DQS10_c, NC	19	163	DQS1_c	VSS	57	201	CB3,NC
VSS	20	164	DQS1_t	RESET_n	58	202	VSS
DQ14	21	165	VSS VSS	VDD	59	203	CKE1,NC
VSS	22	166	DQ15	CKEO	60	204	VDD
DQ10	23	167	VSS	VDD	61	205	RFU
VSS	24	168	DQ11	ACT_n	62	206	VDD
DQ20	25	169	VSS	BG0	63	207	BG1
VSS	26	170	DQ21	VDD	64	208	ALERT_n
DQ16	27	171	VSS	A12/BC_n	65	209	VDD _
VSS	28	172	DQ17	A9	66	210	A11
TDQS11_t, DQS11_t,			VSS	VDD	67	211	A7
DM2_n, DBI2_n	29	173		A8	68	212	VDD
TDQS11_c, DQS11_c, NC	30	174	DQS2_c	A6	69	213	A5
VSS	31	175	DQS2_t	VDD	70	214	A4
DQ22	32	176	VSS	АЗ	71	215	VDD
VSS	33	177	DQ23	A1	72	216	A2
DQ18	34	178	VSS	VDD	73	217	VDD
VSS	35	179	DQ19	CKO_t	74	218	CK1_t
DQ28	36	180	VSS	 CK0_c	75	219	CK1_c
VSS	37	181	DQ29	VDD	76	220	VDD
DQ24	38	182	VSS	VTT	77	221	VTT
·			•				•

AGIGARAM® River16 NVDIMM	AGIGA TECH CONFIDENTIAL	Feb 2020	Page 9 of 30
Document No: 990-40033-01 Rev. 04			



AGIGARAM® River16 NVDIMM	AGIGA TECH CONFIDENTIAL	Feb 2020	Page 10 of 30
Document No: 990-40033-01 Rev. 04			



Table 3: RDIMM Pin Assignments (continued)

Front Side	Pin	Pin	Back Side	Front Side	Pin	Pin	Back Side
Pin Label			Pin Label	Pin Label			Pin Label
	KEY			TDQS14_c,DQS14_c,NC	111	255	DQS5_c
				VSS	112	256	DQS5_t
EVENT_n	78	222	PARITY	PARITY DQ46		257	VSS
A0	79	223	VDD	VSS	114	258	DQ47
VDD	80	224	BA1	DQ42	115	259	VSS
BAO	81	225	A10/AP	VSS	116	260	DQ43
RAS_n/A16	82	226	VDD	DQ52	117	261	VSS
VDD	83	227	RFU	VSS	118	262	DQ53
CSO_n	84	228	WE_n/A14	DQ48	119	263	VSS
VDD	85	229	VDD	VSS	120	264	DQ49
CAS_n/A15	86	230	SAVE_n	TDQS15_t,DQS15_t,	121	265	VSS
ODT0	87	231	VDD	DM6_n, DBI6_n	121	203	
VDD	88	232	A13	TDQS15_c, DQS15_c, NC	122	266	DQS6_c
CS1_n,NC	89	233	VDD	VSS	123	267	DQS6_t
VDD	90	234	NC,A17	DQ54	124	268	VSS
ODT1,NC	91	235	NC,C2	VSS	125	269	DQ55
VDD	92	236	VDD	DQ50	126	270	VSS
C0,CS2_n,NC	93	237	NC, CS3_n, C1	NC, CS3_n, C1 VSS		271	DQ51
VSS	94	238	SA2	· · · · · · · · · · · · · · · · · · ·		272	VSS
DQ36	95	239			129 130	273	DQ61
VSS	96	240				274	VSS
DQ32	97	241	VSS	VSS	131	275	DQ57
VSS	98	242	DQ33	TDQS16_t, DQS16_t,	132	276	VSS
TDQS13_t, DQS13_t,	99	243	VSS	DM7_n, DBI7_n			
DM4_n, DBI4_n				TDQS16_c,DQS16_c,NC	133	277	DQS7_c
TDQS13_c,DQS13_c,NC	100	244	DQS4_c	VSS	134	278	DQS7_t
VSS	101	245	DQS4_t	DQ62	135	279	VSS
DQ38	102	246	VSS	VSS	136	280	DQ63
VSS	103	247	DQ39	DQ58	137	281	VSS
DQ34	104	248	VSS VSS		138	282	DQ59
VSS	105	249	DQ35 SA0		139	283	VSS
DQ44	106	250	VSS SA1		140	284	VDDSPD
VSS	107	251			141	285	SDA
DQ40	108	252			142	286	VPP
VSS	109	253	DQ41	VPP	143	287	VPP
TDQS14_t, DQS14_t, DM5_n, DBI5_n	110	254	VSS RFU 144		288	VPP	

AGIGARAM® River16 NVDIMM	AGIGA TECH CONFIDENTIAL	Feb 2020	Page 11 of 30
Document No: 990-40033-01 Rev. 04			



Table 4: RDIMM Pin Descriptions

Signal Name	Signal Type	Signal Description
_		
Ax	Input	Address inputs: Provide the row address for ACTIVATE commands and the column address for READ/WRITE commands to select one location out of the memory array in the respective bank. (A10/AP, A12/BC_n, WE_n/A14, CAS_n/A15, and RAS_n/A16 have additional functions; see individual entries in this table). The address inputs also pro-vide the op-code during the MODE REGISTER SET command. A17 is only defined forx4 SDRAM configuration.
A10/AP	Input	Auto precharge: A10 is sampled during READ and WRITE commands to determine whether auto precharge should be performed to the accessed bank after a READ or WRITE operation (HIGH = Auto precharge; LOW = No auto precharge). A10 is sampled during a PRECHARGE command to determine whether the PRECHARGE applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by the bank group and bank addresses.
A12/BC_n	Input	Burst chop: 12/BC_n is sampled during READ and WRITE commands to determine if burst chop (on-the-fly) will be performed. (HIGH = No burst chop; LOW = Burst-chopped). See the Command Truth Table in DDR4 component data sheet for more information.
ACT_n	Input	Command input: ACT_n defines the activation command being entered along with CS_n. The input into RAS_n/A16, CAS_n/A15, and WE_n/A14 will be considered as row address A16, A15, and A14. See the Command Truth Table in DDR4 component datasheet for more information.
ВАх	Input	Bank address inputs: Define to which bank an ACTIVATE, READ, WRITE, or PRE-CHARGE command is being applied. Also determines which mode register is to be accessed during a MODE REGISTER SET command.
BGx	Input	Bank group address inputs: Define which bank group a REFRESH, ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. Also determines which mode register is to be accessed during a MODE REGISTER SET command. BG[1:0] are used in thex4 and x8 configurations. x16 based SDRAMs only have BGO.
C0 C1 C2	Input	Stack address inputs: These inputs are used only when devices are stacked, that is, 2H, 4H, and 8Hstacks for x4 and x8 configurations using though-silicon vias (TSVs). These pins are not used in the x16 configuration. Some DDR4 modules support a traditional DDP pack-age, which use CS1_n, CKE1, and ODT1 to control the second die. For all other stack configurations, such as a 4H or 8H, it is assumed to be a single-load (master/slave)-type configuration where CO, C1, and C2 are used as chip ID selects in conjunction with a single CS_n, CKE, and ODT. Chip ID is considered part of the command code.
CKx_t CKx_c	Input	Clock: Differential clock inputs. All address, command, and control input signals are sampled on the crossing of the positive edge of CK_t and the negative edge of CK_c.

AGIGARAM® River16 NVDIMM	AGIGA TECH CONFIDENTIAL	Feb 2020	Page 12 of 30
Document No: 990-40033-01 Rev. 04			



Table 4: RDIMM Pin Descriptions (Continued)

Signal Name	Signal Type	Signal Description
Signal Ivallie	Туре	Signal Description
CKEx	Input	Clock enable: CKE HIGH activates, and CKE LOW deactivates, the internal clock signals,
		device input buffers, and output drivers. Taking CKE LOW provides
		PRECHARGEPOWER-DOWN and SELF REFRESH operations (all banks idle), or active
		power-down (row active in any bank). CKE is asynchronous for self-refresh exit. After
		VREFCA has be-come stable during the power-on and initialization sequence, it must
		be maintained during all operations (including SELF REFRESH). CKE must be held HIGH
		throughout read and write accesses. Input buffers (excluding CK_t, CK_c, ODT,
		RESET_n, and CKE) are disabled during power-down. Input buffers (excluding CKE and
		RESET#) are disabled during self refresh.
CSx_n	Input	Chip select: All commands are masked when CS_n is registered HIGH. CS_n provides
		external rank selection on systems with multiple ranks. CS_n is considered part of the
		command code.
ODTx	Input	On-die termination: ODT (registered HIGH) enables termination resistance internal to
		the DDR4 SDRAM. When ODT is enabled, on-die termination (RTT) is applied only to
		each DQ, DQS_t, DQS_c, DM_n/DBI_n/TDQS_t, and TDQS_c signal for x4 and x8
		configurations (when the TDQS function is enabled via the mode register). For the x16
		con-figuration, RTT is applied to each DQ, DQSU_t, DQSU_c, DQSL_t, DQSL_c, UDM_n,
		and LDM_n signal. The ODT pin will be ignored if the mode registers are programmed
PARITY	Input	Parity for command and address: This function can be enabled or disabled via the
		mode register. When enabled in MR5, then DRAM calculates Parity with ACT_n,
		RAS_n/A16, CAS_n/A15, WE_n/A14, BG[1:0], BA[1:0], A[16:0]. Input parity should be
		maintained at the rising edge of the clock and at the same time with command and
		address with CS_n LOW.
RAS_n/A16	Input	Command inputs: RAS_n/A16, CAS_n/A15, and WE_n/A14 (along with CS_n) define
CAS_n/A15		the command and/or address being entered. Those pins have multifunction. For
WE_n/A14		example, for activation with ACT_n LOW, these are addresses like A16, A15, and A14,
		but for a non-activation command with ACT_n HIGH, these are command pins for
		READ, WRITE, and other commands defined in the command truth table.
RESET_n	Input	Active LOW asynchronous reset: Reset is active when RESET_n is LOW; inactive when
		RESET_n is HIGH. RESET_n must be HIGH during normal operation.
SAx	Input	Serial address inputs: Used to configure the temperature sensor/SPD EEPROM
		address range on the I2C bus.
SCL	Input	Serial clock for temperature sensor/SPD EEPROM: Used to synchronize
		communication to and from the temperature sensor/SPD EEPROM on the I2C bus.
SDA	I/O	Serial Presence Detect bus bidirectional data: SDA is a bidirectional pin used to
		transfer addresses and data into and out of the temperature sensor/SPD
		EEPROM/AGIGARAM SCU on the module on the SM bus.

AGIGARAM® River16 NVDIMM	AGIGA TECH CONFIDENTIAL	Feb 2020	Page 13 of 30
Document No: 990-40033-01 Rev. 04			



Table 4: RDIMM Pin Descriptions (Continued)

Signal	Signal	
Name	Type	Signal Description
DQx, CBx	I/O	Data input/output and Check Bit input/output: Bidirectional data bus. DQ represents
		DQ[3:0], DQ[7:0], and DQ[15:0] for the x4, x8, and x16 configurations, respectively. If
		cyclic redundancy checksum (CRC) is enabled via the mode register, then CRC code is
		added at the end of the data burst. Either one or all of DQ0, DQ1, DQ2, orDQ3 is/are
		used for monitoring of internal VREF level during test via mode register set-ting MR[4]
		A[4] = HIGH; training times change when enabled.
DM_n/DBI_n	Input	Input Data Mask and Data Bus Inversion: DM_n is an input mask signal for write data.
/TDQS_t(DM		Input data is masked when DM is sampled LOW coincident with that input data during
U_n,DBIU_n)		a write access. DM is sampled on both edges of DQS. DM is not supported in x4
,(DML_n/DBII		configurations. The UDM_n and LDM_n pins are used in the x16 configuration,
_n)		UDM_n is associated with DQ[15:8]; LDM_n is associated with DQ[7:0]. The DM, DBI,
		and TDQS functions are enabled by mode register settings. See Data Mask (DM).
DQS_tDQS_	I/O	Data strobe: Output with read data, input with write data. Edge-aligned with read
cDQSU_tDQ		data, centered-aligned with WRITE data. For x16 configurations, DQSL corresponds to
SU_cDQSL_		the data on DQ[7:0]; DQSU corresponds to the data on DQ[15:8]. For the x4 and
tDQSL_c		x8configurations, DQS corresponds to the data on DQ[3:0] and DQ[7:0]
		respectively.DDR4 SDRAM support a differential data strobe only and do not support a
		single-ended data strobe.
ALERT_n	Output	Alert output: Possesses multifunction such as CRC error flag and command and ad-
		dress parity error flag as output signal. If there is a CRC error, then ALERT_n goes LOW
		for the period time interval and returns HIGH. If there is error in command address
		parity check, then ALERT_n goes LOW until on-going DRAM internal recovery
		transaction is complete. During connectivity test mode, this pin functions as an input.
		Using this signal or not is dependent on the system. If not connected as signal,
		ALERT_n pin must be connected to VDD on DIMM.
EVENT_n	Output	Temperature event: The EVENT_n pin is asserted by the temperature sensor when
		critical temperature thresholds have been exceeded. This pin has no function (NF) on
		modules without temperature sensors.
TDQS_tTDQ	Output	Termination data strobe: TDQS_t and TDQS_c are not valid for UDIMMs. When
S_c(x8		enabled via the mode register, the SDRAM enable the same RTT termination
DRAM based		resistance on TDQS_t and TDQS_c that is applied to DQS_t and DQS_c. When the
RDIMM only)		TDQS function is disabled via the mode register, the DM/TDQS_t pin provides the data
		mask (DM) function, and the TDQS_c pin is not used. The TDQS function must be
		disabled in the mode register for both the x4 and x16 configurations. The DM function
		is supported only in x8 and x16 configurations. DM, DBI, and TDQS are a shared pin
		and are enabled/disabled by mode register settings. For further information about
		TDQS, refer toDDR4 DRAM data sheet.

AGIGARAM® River16 NVDIMM	AGIGA TECH CONFIDENTIAL	Feb 2020	Page 14 of 30
Document No: 990-40033-01 Rev. 04			




Table 4: RDIMM Pin Descriptions (Continued)

Signal Name	Signal Type	Signal Description
V_{DD}	Supply	Power supply:1.2V ±0.060V
V_{DDQ}	Supply	DQ power supply:1.2V ±0.060V
V _{PP}	Supply	DRAM activating power supply:2.5V -0.125V / +0.250V
V _{REFCA}	Supply	Reference voltage for control, command, and address pins.
V _{SS}	Supply	Ground.
V _{SSQ}	Supply	DQ ground.
ZQ	Reference	Reference ball for ZQ calibration: This ball is tied to an external 240Ω resistor(RZQ),
		which is tied to VSSQ.
RFU	-	Reserved for future use.
NC	-	No connect: No internal electrical connection is present.
NF	-	No function: Internal connection may be present but has no function.
SAVE_n	Input	SAVE_n: Active Low, open drain input that commands the AGIGARAM MCU to switch
	(open	its internal muxes and copy the data in the SDRAM to internal NAND Flash. The
	drain)	SDRAM must be placed in Self-Refresh before asserting this pin to ensure that the no
		data is lost during this operation.
12V	Supply	Module Power: The 12 Volt power source is optionally available for modules which
		support technologies other than homogeneously populated DRAM modules (i.e. not
		for UDIMMs, RDIMMs, and LRDIMMs). Any module which uses 12V must be endurant
		of power sequence(s) which do not support 12 Volts.12V is expected to remain valid
		during reduced power modes. The specific load requirements during those modes is
		product specific.

AGIGARAM® River16 NVDIMM	AGIGA TECH CONFIDENTIAL	Feb 2020	Page 15 of 30
Document No: 990-40033-01 Rev. 04			








Figure 3: Connector Locations

Table 5: Connector J1 & J4 Pinout and Description

	PowerGEM Interface Connector				
Pin	Signal Name	Signal Type	Description		
1	PGM_SCL	Output	I ² C/SMB clock for PGEM slave unit		
2	PGM_SDA	I/O	I ² C/SMB data for PGEM slave unit		
3	Present	Input	The AGIGARAM can read this signal to determine if the PowerGEM is present; Reading a low voltage level, means PowerGEM is connected, and reading a high voltage level means PowerGEM is not connected.		
4	GTG	Input	Active High signal indicating that PowerGEM is operational, fully charged and ready to supply power to NVDIMM for a save operation during a Power failure.		
5	V _{SS}	Supply	Ground		
6	VBUS	Supply	This is a multifunction pin that provides 12V power from the host to the PowerGEM during normal operation and provides capacitor output voltage from the PowerGEM to the NVDIMM when there is a power loss scenario.		

Note: Required Connection for operation

AGIGARAM® River16 NVDIMM	AGIGA TECH CONFIDENTIAL	Feb 2020	Page 16 of 30
Document No: 990-40033-01 Rev. 04			



6 DQ Map

Table 6: Component-to-Module DQ Map


Component Reference Number	Component DO	Madula DO	Module Pin	Component Reference Number	Commonant DO	Module DQ	Module Pin
U36	Component DQ 0	Module DQ 0	Number 5	U29	Component DQ 2	32	Number 97
	2	1	150		0	33	242
	3	2	12		3	34	104
	1	3	157		1	35	249
U9	1	4	3	U16	0	36	95
	3	5	148		3	37	240
	0	6	10		2	38	102
	2	7	155		0	39	247
U35	0	8	16	U28	2	40	108
	2	9	161		0	41	253
	3	10	23		3	42	115
	1	11	168		1	43	260
U10	1	12	14	U17	1	44	106
	3	13	159		3	45	251
	0	14	21		2	46	113
	2	15	166		0	47	258
U34	0	16	27	U27	2	48	119
	2	17	172		0	49	264
	3	18	34		3	50	126
	1	19	179		1	51	271
U11	1	20	25	U18	1	52	117
	3	21	170		3	53	262
	0	22	32		2	54	124
	2	23	177		0	55	269
U33	0	24	38	U26	2	56	130
	2	25	183		0	57	275
	3	26	45		3	58	137
	1	27	190		1	59	282
U12	1	28	36	U19	1	60	128
	3	29	181		3	61	273
	0	30	43		2	62	135
	2	31	188		0	63	280
U32	0	CB0	49	U13	1	CB4	47
	2	CB1	194		3	CB5	192
	3	CB2	56		0	CB6	54

AGIGARAM® River16 NVDIMM	AGIGA TECH CONFIDENTIAL	Feb 2020	Page 17 of 30
Document No: 990-40033-01 Rev. 04			



1 CB3 201 2 CB7 199

7 Functional Block Diagram



Note: 1. The ZQ ball on each DDR4 component is connected to an external 240 Ω 1% resistor that is tied to ground. It is used for the calibration of the component's ODT and output driver.

AGIGARAM® River16 NVDIMM	AGIGA TECH CONFIDENTIAL	Feb 2020	Page 18 of 30
Document No: 990-40033-01 Rev. 04			



Figure 4: Functional Block Diagram

AGIGARAM® River16 NVDIMM	AGIGA TECH CONFIDENTIAL	Feb 2020	Page 19 of 30
Document No: 990-40033-01 Rev. 04			



8 General DDR4 RDIMM Functional Description

High-speed DDR4 SDRAM modules use DDR4 SDRAM devices with 2 or 4 internal memory bank groups. DDR4 SDRAM modules utilizing 4-bit-wide DDR4 SDRAM have 4 internal bank groups consisting of 4 memory banks each, providing a total of 16 banks. Sixteen-bit-wide DDR4 SDRAM has 2 internal bank groups consisting of 4 memory banks each, providing a total of 8 banks. DDR4 SDRAM modules benefit from DDR4 SDRAM's use of an 8*n*-prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single READ or WRITE operation for the DDR4 SDRAM effectively consists of a single 8*n*-bit-wide, four-clock data transfer at the internal DRAM core and eight corresponding *n*-bit-wide, one-half-clock-cycle data transfers at the I/O pins.

DDR4 modules use two sets of differential signals: DQS, DQS# to capture data and CK and CK# to capture commands, addresses, and control signals. Differential clocks and data strobes ensure exceptional noise immunity for these signals and provide precise crossing points to capture input signals.

8.1 Fly-By Topology

DDR4 modules use faster clock speeds than earlier DDR technologies, making signal quality more important than ever. For improved signal quality, the clock, control, command, and address buses have been routed in a fly-by topology, where each clock, control, command, and address pin on each DRAM is connected to a single trace and terminated(rather than a tree structure, where the termination is off the module near the connector). Inherent to fly-by topology, the timing skew between the clock and DQS signal scan be easily accounted for by using the write-leveling feature of DDR4.

8.2 Registering Clock Driver Operation

Registered DDR4 SDRAM modules use a registering clock driver device consisting of a register and a phase-lock loop (PLL). The device complies with the JEDEC DDR4 Register Specification.

The register section of the registering clock driver latches command and address input signals on the rising clock edge. The PLL section of the registering clock driver receives and re-drives the differential clock signals (CK, CK#) to the DDR4 SDRAM devices. The registering clock driver(s) reduces clock, control, command, and address signal loading by isolating DRAM from the system controller.

8.3 Parity Operations

The registering clock driver includes a parity-checking function that can be enabled or disabled in control word RCOE. When parity checking is enabled, the registering clock driver forwards sampled commands to the SDRAM only when no parity error has occurred. If the parity error function has been disabled, the registering clock driver forwards sampled commands to the DRAM regardless of whether a parity error has occurred. Parity is also checked during control word WRITE operations unless parity checking is disabled.

The registering clock driver receives a parity bit at the DPAR input from the memory controller and compares it with the data received on the qualified CA inputs and indicates on its open-drain ALERT_n pin whether a parity error has occurred. Valid parity is defined as an even number of 1s across the address and command inputs qualified by at least one of the DCS[n:0] signals being LOW.

· · · · · · · · · · · · · · · · · · ·			
AGIGARAM® River16 NVDIMM	AGIGA TECH CONFIDENTIAL	Feb 2020	Page 20 of 30
Document No: 990-40033-01 Rev. 04			



9 Temperature Sensor with Serial Presence-Detect EEPROM

9.1 Thermal Sensor Operations

The temperature from the integrated thermal sensor is monitored and converted to a digital word via the I²C/SM Bus (SMB). System designers can use the user-programmable registers to create a custom temperature-sensing solution based on system requirements. Programming and configuration details comply with JEDEC standard No. 21-C page 4.7-1 "Definition of the TSE2004av, Serial Presence Detect with Temperature Sensor."

9.2 Serial Presence-Detect EEPROM Operation

DDR4 SDRAM modules incorporate serial presence-detect. The SPD data is stored in a 512-byte EEPROM. The first 384 bytes are programmed by Micron to comply with JEDEC standard JC-45, "Appendix X: Serial Presence Detect (SPD) for DDR4 SDRAM Modules." These bytes identify module-specific timing parameters, configuration information, and physical attributes. The remaining 128 bytes of storage are available for use by the customer. System READ/WRITE operations between the master (system logic) and the slave EEPROM device occur via a standard I2C bus using the DIMM's SCL(clock) SDA (data), and SA (address) pins. Write protect (WP) is connected to VSS, permanently disabling hardware write protection. Micron implements reversible software write protection on DDR4 SDRAM-based modules. This prevents the lower 384 bytes (bytes 0–383) from being inadvertently programmed or corrupted. The upper 128 bytes will remain available and unprotected.

AGIGARAM® River16 NVDIMM	AGIGA TECH CONFIDENTIAL	Feb 2020	Page 21 of 30
Document No: 990-40033-01 Rev. 04			



10 Timing Parameters

There are several system level timing parameters that are specific to the operation of an NVDIMM. This table outlines these parameters.

Table 7: Timing Parameters

Parameter/Condition	Symbol		Typical	Max	Units	Notes
Time for AGIGARAM controller to be able to respond to SM bus commands from a powerup condition	t _{HW_RDY}		9	80	S	1
Time for AGIGARAM controller to copy DRAM contents to NAND flash	t save	16GB	62	360	S	2, 4
Time for AGIGARAM controller to copy an image in NAND flash to DRAM	t _{RESTORE}	16GB	67	360	S	3, 4
Time from Issuing a Release NAND Flash command to reporting sufficient NAND Flash available for a save	t _{ERASE}		α	10	S	
Time it takes for AGIGARAM controller to switch the muxes once a BACKUP trigger is asserted. During this time the host must maintain VDD within the operating range and keep the DIMM in self refresh or data could be potentially lost.	t _{MUX_} SWITCH		3	10	μs	

- Notes: 1) Max time will be reached when the NVDIMM is reset following a firmware update and the system finds an issue with the firmware image that causes the system to reload the default image.
 - 2) If the AgigA NVDIMM encounters errors during the SAVE, it will continue to attempt to save until it either runs out of power or a command is sent to the NVDIMM to cancel the SAVE operation.
 - 3) Max restore time based on 8,000,000 ECC correction limit for the NAND flash. Typically, ECC counts are less than 1,000,000.
 - 4) The Max value reflects what is reported by the NVDIMM in the JEDEC defined CSAVE_TIMEOUT register. It is the host's responsibility to issue an abort operation command once this timeout has been met.

AGIGARAM® River16 NVDIMM	AGIGA TECH CONFIDENTIAL	Feb 2020	Page 22 of 30
Document No: 990-40033-01 Rev. 04			



11 Design Considerations

11.1 Simulations

AgigA Tech memory modules are designed to optimize signal integrity through carefully designed terminations, controlled board impedances, routing topologies, trace length matching, and decoupling. However, good signal integrity starts at the system level. AgigA Tech encourages designers to simulate the signal characteristics of the system's memory bus to ensure adequate signal integrity of the entire memory system.

11.2 Power

Operating voltages are specified at the edge connector of the module. Designers must account for any system voltage drops at anticipated power levels to ensure the required supply voltage is maintained.

AGIGARAM® River16 NVDIMM	AGIGA TECH CONFIDENTIAL	Feb 2020	Page 23 of 30
Document No: 990-40033-01 Rev. 04			



12 Electrical Specifications

Stresses greater than those listed may cause permanent damage to the module. This is a stress rating only, and functional operation of the module at these or any other conditions outside those indicated in each device's data sheet is not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability.

Table 8: Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Units	Notes
V_{DD}	V _{DD} supply voltage relative to V _{SS}	-0.4	+1.5	V	1
V _{DDQ}	V _{DDQ} supply voltage relative to V _{SS}	-0.4	+1.5	V	1
V _{PP}	Voltage on V _{PP} pin relative to V _{SS}	-0.4	3.0	V	2
V _{IN} , V _{OUT}	Voltage on any pin relative to V _{SS}	-0.4	+1.5	V	
12V	Module Voltage	-0.4	13.8	V	
T _{STORAGE}	Storage Temperature	-50	+100	°C	

Notes: 1)VDDQ balls on DRAM are tied to VDD.

2) VPP must be greater than or equal to VDD at all times.

For the purpose of this document, the IDD supply current will be defined in two groups. The sum of these groups represents the overall current consumption for the part.




Figure 5: System Supply Current Diagram

AGIGARAM® River16 NVDIMM	AGIGA TECH CONFIDENTIAL	Feb 2020	Page 24 of 30
Document No: 990-40033-01 Rev. 04			



Table 9: Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units	Notes
V _{DD}	V _{DD} supply voltage	1.14	1.20	1.26	V	1
V _{PP}	DRAM Activating Power Supply	2.375	2.5	2.750	V	2
I _{DD}	I _{DD} supply current = I _{DDx} + I _{DD-AGIGA}	•		•	ļ .	
I _{DDx}	I _{DDx} current from input supply voltage during By-Pass or host memory access mode. Details for specific DRAM operating modes can be found in the I _{DDx} tables.	0.054	-	3.780	А	3
I _{DD-AGIGA}	AGIGARAM controller current from input supply voltage during normal operation	-	50	100	mA	
Існ	I _{DD-CHG} current from input supply voltage during ultracapacitor charging	0	-	1	А	4
V _{REFCA(DC)}	Input reference voltage command/address bus	0.49 x V _{DD}	0.5 x V _{DD}	0.51 x V _{DD}	V	5
V _{TT}	Termination reference voltage (DC)-command/address bus	0.49 x V _{DD} - 20 mV	0.5 x V _{DD}	0.51 x V _{DD} + 20 mV	V	6
l _l	Input leakage current; Any input excluding ZQ; 0V < VIN < 1.1V	-	-	-	μΑ	7
l _l	Input leakage current; ZQ	-3	-	+3	μΑ	8,9
I _{I/O}	DQ leakage; 0V < VIN < VDD	-4	-	+4	μΑ	9
l _{OZpd}	Output leakage current; VOUT = VDD; DQ are disabled	-	-	5	μΑ	
lozpu	Output leakage current; VOUT = VSS; DQ and ODT are disabled; ODT is disabled with ODT input HIGH	-	-	50	μА	
Ivrefca	VREFCA leakage; VREFCA = VDD/2 (After DRAM is initialized)	-2	0	+2	μΑ	9
T _{OPER}	Normal operating temperature range	0	-	70	°C	10, 11
Јваскир	Required Joules to perform a SAVE operation -	-	-	208	J	12

Notes:

- 1) V_{DDQ} balls on DRAM are tied to V_{DD}.
- 2) V_{PP} must be greater than or equal to V_{DD} at all times.
- 3) Numbers measured using 2400speed modules.
- 4) Some PowerGEMs utilize external charging, so this number could be zero. See PowerGEM datasheet for details.
- 5) V_{REFCA} must not be greater than $0.6 \times V_{DD}$. When V_{DD} is less than 500mV, V_{REF} may be less than or equal to 300mV.
- 6) V_{TT} termination voltages in excess of specification limit will adversely affect command and address signals' voltage margins and reduce timing margins.
- 7) Command and address inputs are terminated to $V_{\text{DD}}/2$ in the registering clock driver. Input current is dependent on termination resistance set in the registering clock driver.
- 8) Tied to ground. Not connected to edge connector.
- 9) Multiply by number of DRAM die on module.
- 10)DRAM T_{case} is rated up to 95°C
- 11) For additional information, refer to tech note TN-00-08: "Thermal Applications" available on Micron's web site.
- 12) Used by host to determine energy requirement for host managed energy source.

Π				
	AGIGARAM® River16 NVDIMM	AGIGA TECH CONFIDENTIAL	Feb 2020	Page 25 of 30
	Document No: 990-40033-01 Rev. 04			



13 IDDx Specifications

Values are for an individual DRAM component. These values will need to be multiplied by 18 to get the parameters for all of the DRAM on the module.

Table 10: DDR4 IDDx Specification and Conditions

Parameter	Symbol	2933	3200	Units
One bank ACTIVATE-PRECHARGE current	I _{CDD0}	43	45	mA
One bank ACTIVATE-PRECHARGE, word line boost, IPP current	I _{CPP0}	3	3	mA
One bank ACTIVATE-READ-PRECHARGE current	I _{CDD1}	56	58	mA
Precharge standby current	I _{CDD2N}	32	33	mA
Precharge standby ODT current	I _{CDD2NT}	42	44	mA
Precharge power-down current	I _{CDD2P}	22	22	mA
Precharge quiet standby current	I_{CDD2Q}	26	26	mA
Active standby current	I _{CDD3N}	40	42	mA
Active standby IPP current	I _{CPP3N}	3	3	mA
Active power-down current	I _{CDD3P}	31	32	mA
Burst read current	I_{CDD4R}	142	153	mA
Burst write current	I _{CDD4W}	123	132	mA
Burst refresh current (1 x REF)	I _{CDD5R}	49	50	mA
Burst refresh IPP current (1 x REF)	I _{CPP5R}	5	5	mA
Self refresh current: Normal temperature range (0°C to +85°C)	I _{CDD6N}	34	34	mA
Self refresh current: Extended temperature range (0°C to +95°C)	I _{CDD6E}	58	58	mA
Self refresh current: Reduced temperature range (0°C to +45°C)	I _{CDD6R}	21	21	mA
Auto self refresh current (25°C)	I _{CDD6A}	8.6	8.6	mA
Auto self refresh current (45°C)	I _{CDD6A}	21	21	mA
Auto self refresh current (75°C)	I _{CDD6A}	31	31	mA
Auto self refresh IPP current	I _{CPP6X}	5	5	mA
Bank interleave read current	I _{CDD7}	215	230	mA
Bank interleave read IPP current	I _{CPP7}	14	14	mA
Maximum power-down current	I _{CDD8}	18	18	mA

AGIGARAM® River16 NVDIMM	AGIGA TECH CONFIDENTIAL	Feb 2020	Page 26 of 30
Document No: 990-40033-01 Rev. 04			



14 Registering Clock Driver Specifications

DDR4 RCD01 devices or equivalent

Table 11: Registering Clock Driver Electrical Characteristics

Parameter	Symbol	Pins	Min	Nom	Max	Units
DC supply voltage	V_{DD}	_	1.14	1.2	1.26	V
DC reference voltage	V_{REF}	V_{REFCA}	0.49 × V _{DD}	$0.5 \times V_{DD}$	0.51 × V _{DD}	V
DC termination voltage	V _{TT}	_	V _{REF} - 40mV	V_{REF}	V _{REF} + 40mV	V
High-level input voltage	V _{IH. CMOS}	DRST_n	0.65 × V _{DD}	-	V_{DD}	V
Low-level input voltage	V _{IL. CMOS}	DRST_n	0	_	$0.35 \times V_{DD}$	V
DRST_n pulse width	t _{INIT_Power_stable}	-	1.0	-	-	μs
AC high-level output voltage	V _{OH(AC)}	All outputs except ALERT_n	V _{TT} + (0.15 × V _{DD})	_	-	V
AC low-level output voltage	V _{OL(AC)}	All outputs except ALERT_n	-	_	V _{TT} + (0.15 x V _{DD})	V
AC differential out- put high measurement level (for output slew rate)	V _{OHdiff(AC)}	Yn_t - Yn_c, BCK_t - BCK_c	-	+0.3 × V _{DD}	-	mV
AC differential out- put low measurement level (for output slew rate)	V _{OLdiff(AC)}	Yn_t - Yn_c, BCK_t - BCK_c	-	-0.3 × V _{DD}	-	mV

Note:

Timing and switching specifications for the register listed are critical for proper operation of the DDR4 SDRAM RDIMMs. These are meant to be a subset of the parameters for the specific device used on the module. Please refer to JEDEC RCD01 specification for complete operating electrical characteristics. RCD parametric values are specified for device default control word settings, unless otherwise stated. The RC0A control word setting does not affect parametric values.

AGIGARAM® River16 NVDIMM	AGIGA TECH CONFIDENTIAL	Feb 2020	Page 27 of 30
Document No: 990-40033-01 Rev. 04			



15 LED Indicators

AGIGARAM contains three LEDs on the back of the PCB for providing status information:

Table 12: LED Functions

LED	State	Function
D2 Blue Save/Restore LED	Fast Blink (On for 100 ms/Off for 200 ms)	When a SAVE_n or a RESTORE is in progress
	Slow Blink (heartbeat, every 15 seconds)	Normal Operation
D3 Yellow User LED	ON/OFF	The state of this LED is user configurable, see the firmware specification for details on turning this LED on or off.
D1 Green Power LED	ON	When AGIGARAM Controller power is present
	OFF	When AGIGARAM Controller power is NOT present




Figure 6: AGIGARAM LED Locations

AGIGARAM® River16 NVDIMM	AGIGA TECH CONFIDENTIAL	Feb 2020	Page 28 of 30
Document No: 990-40033-01 Rev. 04			



16 Part Numbers

Table 13: AGIGARAM Part Numbers

PART NUMBER	DESCRIPTION	COMMENTS	NOTES
AGIGA8803-161BCA	16GB DDR4-2933 NVDIMM-N 1.2V, SRx4, x72 DRAM	JEDEC FW support, 2K pull-up on SAVE_N	1, 2
AGIGA8803-161BCB	16GB DDR4-2933 NVDIMM-N 1.2V, SRx4, x72 DRAM	JEDEC FW support, NO pull-up on SAVE_N	1, 2
AGIGA8803-161CCA	16GB DDR4-3200 NVDIMM-N 1.2V, SRx4, x72 DRAM	JEDEC FW support, 2K pull-up on SAVE_N	1, 2
AGIGA8803-161CCB	16GB DDR4-3200 NVDIMM-N 1.2V, SRx4, x72 DRAM	JEDEC FW support, NO pull-up on SAVE_N	1, 2


Note 1: Each NVDIMM module must be paired with an appropriate PowerGEM module for proper operation (or must be operated in Central Power Mode, see FW spec for more details). Please contact AgigA Tech for available PowerGEM options.

Note 2: Some older servers were designed without any pullup resistor on the SAVE_n signal. For these systems, you must use an NVDIMM with the pull-up resistor or the SAVE_n signal will be a floating input to the NVDIMM controller. In some cases, this could be a leakage path for the NVDIMM PowerGEM energy to back power the host system when the host system has lost power and the NVDIMM is powered via the PowerGEM and performing a backup operation. New systems have now added a pull-up resistor on the server motherboard and a NVDIMM without the pull-up resistor (AGIGA8803-161BCB) should be used for this configuration.

AGIGARAM® River16 NVDIMM	AGIGA TECH CONFIDENTIAL	Feb 2020	Page 29 of 30
Document No: 990-40033-01 Rev. 04			



17 Module Dimensions



- Notes:
- 1. All dimensions are in millimeters (inches); MAX/MIN or typical (TYP) where noted.
- 2. The dimensional diagram is for reference only.
- 3. Weight of module is approximately 25 grams.

Figure 7: AGIGARAM Mechanical Dimensions

AGIGARAM® River16 NVDIMM	AGIGA TECH CONFIDENTIAL	Feb 2020	Page 30 of 30
Document No: 990-40033-01 Rev. 04			